# Computer System Architecture 

M. Morris Mano

정보통신공학과 이 명 의(A-405)<br>melee@kut.ac.kr

## Class Overview

- Contents
- Chap. 1 Digital Logic Circuits
- The fundamental knowledge needed for the design of digital systems constructed with individual gates and flip-flops.
- Chap. 2 Digital Components
- The logical operation of the most common standard digital components(Decoders, Multiplexers, Registers, Counters, and Memories).
- These digital components are used as building blocks for the design of larger units(Mano Machine).
- Chap. 3 Data Representation
- Various data types found in digital computers are represented in binary form in computer registers.
- Chap. 4 Register Transfer and Microoperations
- A register transfer language is used to express microoperations in symbolic form.
- Symbols are defined for arithmetic, logic, and shift microoperations.
- To show the hardware design of the most common microoperations, a composite arithmetic logic shift unit is developed.
- Chap. 5 Basic Computer Organization and Design
- The organization and design of a basic digital computer(Mano Machine).
- Register transfer language is used to describe the internal operation of the computer.
- By going through the detailed steps of the design presented in this chapter, the student will be able to understand the inner workings of digital computers.


## Class Overview

- Chap. 6 Programming the Basic Computer
- The 25 instructions of the basic computer to illustrate techniques used in assembly language programming.
- Programming examples are presented for a number of data processing tasks.
- The basic operations of an assembler are presented to show the translation from symbolic code to an equivalent binary program.
- Chap. 7 Microprogrammed Control
- Introduction to the concept of microprogramming.
- A specific microprogrammed control unit is developed to show by example how to write microcode for a typical set of instructions.
- The design of the control unit is carried-out in detail.
- Chap. 8 Central Processing Unit
- CPU as seen by the user(ISA).
- General register organization, the operation of memory stack, variety of addressing modes, instruction format.
- The Reduced Instruction Set Computer(RISC) concept.
- Chap. 9 Pipeline and Vector Processing
- The concept of pipelining is explained(Pipeline can speed-up processing).
- Both arithmetic and instruction pipeline is considered
- Vector processing is introduced(Example: Floating-point operations using pipeline procedures)
- Chap. 10 Computer Arithmetic
- Arithmetic algorithms for digital hardware implementation(addition, subtraction, multiplication, and division).
- Chap. 11 Input-Output Organization
- Computer communication with input and output devices.
- I/O interface units are presented to show the way that the processor interacts with external peripherals.
- 4 modes of transfer : Programmed I/O, Interrupt initiated transfer, direct memory access, and IOP.
- Chap. 12 Memory Organization
- The concept of memory hierarchy : cache memory, main memory, auxiliary memory
- The organization and operation of associative memories is explained in detail.
- Memory Management Unit : physical address and logical address mapping
- Chap. 13 Multiprocessors
- A multiprocessor system is an interconnection of two or more CPUs.
- Various interconnection structures are presented : Time-shared common bus, Multiport Memory, Crossbar Switch, Multistage Switching Network, Hypercube Interconnection
- Interprocessor Arbitration : System bus, Serial Arbitration Procedure, Parallel Arbitration Logic, Dynamic arbitration Algorithms.
- Interprocessor Communication and Synchronization : Mutual Exclusion with a Semaphore
- Cache coherence


## Class Overview

- All 3 subjects associated with computer hardware in this book
- Computer Organization(Chap 1, 2, 3, 4)
- H/W components operation/connection.
- Various digital components used in the organization and design of digital computer.
- Computer Design(Chap 5, 6, 7)
- H/W Design/Implementation.
- The steps that a designer must go through to design and program an elementary digital computer(Chap. 6 : program = ISA)
- Computer Architecture(Chap 6, 8, 9, 11, 12)
- Structure and behavior of the computer as seen by the user
» Information format, Instruction set, memory addressing : S/W = ISA
» CPU, I/O, Memory : H/W
- Chapter in detail
" Chap. 6:ISA
» Chap. 8 and 9 : CPU
» Chap. 11: I/O
» Chap. 12: Memory


## Class Overview

■ What is "Computer Architecture"?

- Hennessy and Patterson, Computer Organization and Design(1990)
- Computer Architecture
- Instruction Set Architecture (ISA) : S/W
- Machine Organization : H/W and Design
- "ISA(Instruction Set Architecture)"?
- the attributes of a system as seen by the programmer, i.e., the conceptual structure and functional behavior, as distinct from the organization of the data flows and controls, the logic design, and the physical implementation.
- Amdahl, Blaaw, and Brooks(1964)
- Instructions, Addressing modes, Instruction and data formats, Register
- "Machine Organization"?
- CPU(Control \& Data path), Memory, Input/Output
- First Course in Computer Hardware
- Learn how a computer actually works
- Build the "Mano Machine"
- Learn one computer in detail, others are mastered easily.
- Homework:
- Solve the even number of problems
- Due at the beginning of the next class
- Optional "Mano Machine" Design Report
- Grade:
- Homework(20\%)
- Optional Report(10\%)
- Mid/Final Exam(each 30\%)
- Class Participation(10\%)
- Lecture Notes: http://microcom.kut.ac.kr


## 8 Student Types

- Insecure: 25 \%

■ Silent: 20 \%
■ Independent: $12 \%$

- Friendly: 11 \%
- Obedient: 10 \%
- Heroic: $9 \%$
- Critic: 9 \%

■ Unmotivated: 4 \%


- Michigan State University


## 1-1 Digital Computers

- Digital Computer = H/W + S/W
- Digital
- implies that the information in the computer is represented by variables that take a limited number of discrete values.
- the decimal digits $0,1,2, \ldots ., 9$, provide 10 discrete values, but digital computers function more reliably if only two states are used.
- because of the physical restriction of components, and because human logic tends to be binary(true/false, yes/no), digital component are further constrained to take only two values and are said to be binary.
- Bit = binary digit : 0/1
- Program(S/W)
- A sequence of instruction
- S/W = Program + Data

- Application S/W = DB, word processor, Spread Sheet
- System S/W = OS, Firmware, Compiler, Device Driver


## 1-1 Digital Computers

- Computer Hardware(H/W)
- CPU
- Memory
- Program Memory(ROM)
- Data Memory(RAM)
- I/O Device
- Interface: 8251 SIO, 8255 PIO, 6845 CRTC, 8272 FDC, 8237 DMAC, 8279 KDI
- Input Device: Keyboard, Mouse, Scanner
- Output Device: Printer, Plotter, Display
- Storage Device(I/O): FDD, HDD, MOD


Figure 1-1 Block Diagram of a digital Computer

## 1-2 Logic Gates

- ADC(Analog to Digital Conversion)
$\rightarrow$ Signal $\longrightarrow$ Vhysical Quantity $\longrightarrow \underset{\text { Discrete Value }}{\longrightarrow}$ Binary Information $\left\{\begin{array}{l}0: 0.5 \mathrm{v} \downarrow \\ 1: 3 \mathrm{v} \uparrow\end{array}\right.$
- Gate
- The manipulation of binary information is done by logic circuit called "gate".
- Blocks of H/W that produce signals of binary 1 or 0 when input logic requirements are satisfied.
- Digital Logic Gates : Fig. 1-2
- AND, OR, INVERTER, BUFFER, NAND, NOR, XOR, XNOR

- Boolean Algebra
- Deals with binary variable (A, B, x, y: T/F or 1/0) + logic operation (AND, OR, NOT...)
- Boolean Function: variable + operation
$\Leftrightarrow F(x, y, z)=x+y^{\prime} z$
- George Boole
- Born: 2 Nov 1815 in Lincoln, Lincolnshire, England
- Died: 8 Dec 1864 in Ballintemple,


County Cork, Ireland

## 1-3 Boolean Algebra

- Boolean Function: variable + operation
$\rightarrow F(x, y, z)=x+y \prime z$
- Truth Table: Fig. 1-3(a)

Relationship between a function and variable

$\mathbf{2 n}^{\mathbf{n}}$ Combination | $x$ | $y$ | $z$ | $F$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

- Logic Diagram: Fig. 1-3(b) Algebraic Expression Logic Diagram(gates로 표현)

- Purpose of Boolean Algebra
- To facilitate the analysis and design of digital circuit
- Boolean function $=$ Algebraic form $=$ convenient tool
- Truth table (relationship between binary variables : Fig 1-3a) $\rightarrow$ Algebraic form

L Logic diagram (input-output relationship : Fig. 1-3b) $\longrightarrow$ Algebraic form

- Find simpler circuits for the same function : by using Boolean algebra rules
- Boolean Algebra Rule : Tab. 1-1
- Operation with 0 and 1: $x+0=x, x+1=1, x \cdot 1=x, x \cdot 0=0$
- Idempotent Law: $\mathbf{x}+\mathbf{x}=\mathbf{x}, \mathbf{x} \cdot \mathbf{x}=\mathbf{x}$
- Complementary Law: $\mathbf{x}+\mathbf{x}^{\prime}=1, \quad \mathrm{x} \cdot \mathbf{x}^{\prime}=\mathbf{0}$
- Commutative Law: $\mathbf{x}+\mathbf{y}=\mathbf{y}+\mathbf{x}, \quad \mathbf{x} \bullet \mathbf{y}=\mathbf{y} \bullet \mathbf{x}$
- Associative Law: $x+(y+z)=(x+y)+z, x \bullet(y \bullet z)=(x \bullet y) \bullet z$
- Distributive Law: $x \cdot(y+z)=(x \bullet y)+(x \bullet z), x+(y \bullet z)=(x+y) \bullet(x+z)$
- DeMorgan's Law: $(x+y)^{\prime}=x^{\prime} \bullet y^{\prime},(x \bullet y)^{\prime}=x^{\prime}+y^{\prime}$

General Form: $\left(x_{1}+x_{2}+x_{3}+\ldots x_{n}\right)^{\prime}=x_{1}{ }^{\prime} \bullet x_{2}{ }^{\prime} \bullet x_{3}{ }^{\prime} \bullet \ldots x_{n}{ }^{\prime}$

$$
\left(x_{1} \bullet x_{2} \bullet x_{3} \bullet \ldots x_{n}\right)^{\prime}=x_{1}^{\prime}+x_{2}^{\prime}+x_{3}^{\prime}+\ldots x_{n}^{\prime}
$$

- [예 제]
- $\mathrm{F}=\mathrm{AB}$ + $\mathrm{C}^{\prime} \mathrm{D}+\mathrm{AB}$ + C'D
$=x+x$ (let $\left.x=A B^{\prime}+C^{\prime} D\right)$
= x
= AB' $+C^{\prime} D$
- [예 제]

Fig. 1-6(a)

- $F=A B C+A B C^{\prime}+A^{\prime} C$ $=A B\left(C+C^{\prime}\right)+A^{\prime} C$ Fig. 1-6(b) $=A B+A^{\prime} C$
1 inverter, 1 AND gate 감소
- Fig. 1-4 2 graphic symbols for NOR gate

(a) OR-invert

(b) invert-AND
- Fig. 1-5 2 graphic symbols for NAND gate

(a) AND-invert

(b) invert-OR
- Karnaugh Map(K-Map)
- Map method for simplifying Boolean expressions
- Minterm / Maxterm
- Minterm : n variables product ( $\mathrm{x}=1, \mathrm{x}^{\prime}=0$ )
- Maxterm : $n$ variables sum ( $x=0, x^{\prime}=1$ )
- 2 variables example

| $\times$ | y | Minterm | Maxterm |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $x^{\prime} y^{\prime} \quad m_{0}$ | $x+y \quad M_{0}$ |
| 0 | 1 | $x^{\prime} \mathrm{y} \quad \mathrm{m}_{1}$ | $x+y^{\prime} \quad M_{1}$ |
| 1 | 0 | $x y^{\prime} \quad m_{2}$ | $x^{\prime}+y \quad M_{2}$ |
| 1 | 1 | $x \mathrm{y} \quad \mathrm{m}_{3}$ | $x^{\prime}+y^{\prime} \quad M_{3}$ |
| + |  | $\xrightarrow[m_{0}+m_{1}+m_{2}+m_{3}]{ }$ | $M_{0} \bullet M_{1} \bullet M_{2} \bullet M_{3}$ |

- $F=\frac{x^{\prime} y}{m_{1}}+\frac{x y}{m_{3}}$

$=\Sigma(1,3) \quad\left(m_{1}+m_{3}\right)$
$=\Pi(0,2) \quad\left(\right.$ Complement $\left.=M_{0} \cdot M_{2}\right)$
- Map
- 2 variables

A $\left\{\begin{array}{l}\text { a } \\ \hline \begin{array}{l}0 \\ 2\end{array} \\ \hline\end{array}\right.$


- 5 variables
$A\left\{\begin{array}{c|c|c|c|c|c|c|c}0 & 1 & 3 & 2 & 6 & 7 & 5 & 4 \\ \hline 8 & 9 & 11 & 10 & 14 & 15 & 13 & 12 \\ \hline 24 & 25 & 27 & 26 & 30 & 31 & 29 & 28 \\ \hline 16 & 17 & 19 & 18 & 22 & 23 & 21 & 20 \\ E & \underbrace{2}\end{array}\right\} B$

- [예 제] $F=x+y^{\prime} z$
(1) Truth Table
(2) $F(x, y, z)=\Sigma(1,4,5,6,7)$

| $x$ | $y$ | $z$ | $F$ | Minterm |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $m_{0}$ |
| 0 | 0 | 1 | 1 | $m_{1}$ |
| 0 | 1 | 0 | 0 | $m_{2}$ |
| 0 | 1 | 1 | 0 | $m_{3}$ |
| 1 | 0 | 0 | 1 | $m_{4}$ |
| 1 | 0 | 1 | 1 | $m_{5}$ |
| 1 | 1 | 0 | 1 | $m_{6}$ |
| 1 | 1 | 1 | 1 | $m_{7}$ |

(3)


- Adjacent Square
- Number of square $=2^{n}(2,4,8, \ldots$.
- The squares at the extreme ends of the same horizontal row are to be considered adjacent
- The same applies to the top and bottom squares of a column

- The four corner squares of a map must be considered to be adjacent
 may share one or more squares with one or more group

- [예 제] $F(A, B, C)=\Sigma(3,4,6,7)$
- $\mathrm{F}=\mathrm{AC}{ }^{\prime}+\mathrm{BC}$
- [예제] $F(A, B, C)=\Sigma(0,2,4,5,6)$
- $\mathrm{F}=\mathrm{C}^{\prime}+\mathrm{AB}{ }^{\prime}$
- [예 제] $F(A, B, C, D)=\Sigma(0,1,2,6,8,9,10)$
$-\mathrm{F}=\mathrm{B}^{\prime} \mathrm{D}^{\prime}+\mathrm{B}^{\prime} \mathrm{C}^{\prime}+\mathrm{A}^{\prime} \mathrm{CD}^{\prime}$
- Product-of-Sums Simplification

$$
\begin{aligned}
& F(A, B, C, D)=\Sigma(0,1,2,5,8,9,10) \\
& F=B^{\prime} D^{\prime}+B^{\prime} C^{\prime}+A^{\prime} C^{\prime} D \text { Sum of product } \\
& F^{\prime}=A B+C D+D^{\prime}\left(\text { square marked } 0^{\prime} s\right) \\
& F^{\prime \prime}(F)=\left(A^{\prime}+B^{\prime}\right)\left(C^{\prime}+D^{\prime}\right)\left(B^{\prime}+D\right)
\end{aligned}
$$



- NAND Implementation
- Sum of Product : F=B'D' + B'C' + A'C'D

- NOR Implementation
$\rightarrow$ Product of Sum : F=(A' + B')(C' $\left.{ }^{\prime} D^{\prime}\right)\left(B^{\prime}+D\right)$

- Don't care conditions
- $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\Sigma(0,2,6), \mathrm{d}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\Sigma(1,3,5)$
- $F=A^{\prime}+B C^{\prime}=\Sigma(0,1,2,3,6)$


## 1-5 Combinational Circuits

- Combinational Circuits
- A connected arrangement of logic gates with a set of inputs and outputs
- Fig. 1-15 Block diagram of a combinational circuit

- Analysis
$\rightarrow$ Logic circuits diagram $\gg$ Boolean function or Truth table
- Design(Analysis의 반대)
- 1. The Problem is stated

2. I/O variables are assigned

- 3. Truth table(I/O relation)

4. Simplified Boolean Function(Map 과 Boolean 대수 이용)

- 5. Logic circuit diagram


## - Design Example : Full Adder

- 1. Full adder is a combinational circuits that forms the arithmetic sum of three input bit (Carry considered)
- 2. $3 \operatorname{Input}(\mathrm{x}, \mathrm{y}, \mathrm{z}), 2 \operatorname{Output}(\mathrm{~S}:$ sum, C: carry)
- 3. Truth Table

| Input |  |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
| $x$ | $y$ | $z$ | $C$ | $S$ |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

5. Logic circuit diagram


$$
\begin{aligned}
C & =x y^{\prime} z+x^{\prime} y z+x y \\
& =z\left(x y^{\prime}+x^{\prime} y\right)+x y \\
& =z(x \oplus y)+x y
\end{aligned}
$$

- 4. Simplification
- Flip-Flop

```
Combinational Circuit = Gate Sequential Circuit \(=\) Gate + F/F
```

- The storage elements employed in clocked sequential circuit
- A binary cell capable of storing one bit of information
- SR(Set/Reset) F/F

| $S^{\text {SET }}$ | $Q$ |
| :--- | :--- |
| $R_{\text {CLR }}$ |  |


| $S$ | $R$ |  | $\mathrm{Q}(\mathrm{t}+1)$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $\mathrm{Q}(\mathrm{t})$ | no change |
| 0 | 1 | 0 | clear to 0 |
| 1 | 0 | 1 | set to 1 |
| 1 | 1 |  | ? |
|  | Indeterminate |  |  |

- JK(Jack/King) F/F

| $J^{\text {SET }} Q$ | J | K |  | Q(t+1) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | Q(t) | no change |
|  |  | 1 | 0 | clear to 0 |
| $K_{\text {CIR }} \bar{Q}$ | 1 | 0 | 1 | set to 1 |
|  | 1 | 1 |  | Complement |

- JK F/F is a refinement of the SR F/F
- The indeterminate condition of the SR type is defined in complement
- D(Data) F/F

- "no change" condition이 없다 : $\mathrm{Q}(\mathrm{t}+1)=\mathrm{D}$
- 해결방법:1) Disable Clock

2) Feedback output into input p. 52

- T(Toggle) F/F

| $T^{\text {Set }}$ |
| ---: |


| $T$ |  | $Q(t+1)$ |
| :--- | :--- | :--- |
| 0 | $Q(t)$ | no change |
| 1 | $Q^{\prime}(t)$ | Complement |

- $\mathrm{T}=1$ (J=K=1), $\mathrm{T}=0$ (J=K=0) 이면 JK F/F
- 수식 표현 : $\mathrm{Q}(\mathrm{t}+1)=\mathrm{Q}(\mathrm{t}) \oplus \mathrm{T}$ xor


## - Edge-Triggered F/F

- State Change : Clock Pulse
- Rising Edge(positive-edge transition)
- Falling Edge(negative-edge transition) Z

- Setup time(20ns)
- minimum time that D input must remain at constant value before the transition.
- Hold time(5ns)
- minimum time that $D$ input must not change after the positive transition.
- Propagation delay(max 50ns)
- time between the clock input and the response in Q
- 일반 논리 gate에서는 2-20 ns이며 setup 및 hold time은 F/F에서만 정의되며 일반 논리 gate에서는 정의되지 않음.
- Master-Slave F/F
- 2 개의 F/F을 사용(Slave 와 Master F/F)하며 negative-edge transition 사용
- 위와 같이 사용하는 이유: Race 현상을 방지
- Race 현상
- 조건 - Hold time > Propagation delay
- 증상 - 0 과 1을 반복하다가 Unstable한 상태가 된다
- 해결 책 - Edge triggered F/F (with little or no hold time) 또는 Master/Slave F/F 사용
-예제 : 7470(J-K Edge triggered F/F), 7471(J-K Master/Slave F/F)
- Excitation Table
- Required input combinations for a given change of state
- Present State 와 Next State로 표현


| $\mathrm{T} F / F$ |  |  |
| :---: | :---: | :---: |
| $\mathrm{Q}(\mathrm{t})$ | $\mathrm{Q}(\mathrm{t}+1)$ | T |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |

- A sequential circuit is an interconnection of F/F and Gate
- Clocked synchronous sequential circuit

Combinational Circuit $=$ Gate
Sequential Circuit $=$ Gate + F/F

- Flip-Flop Input Equation
- Boolean expression for F/F input
- Input Equation 예제
- $D_{A}=A x+B x, D_{B}=A^{\prime} x$
- Output Equation
- $y=A x^{\prime}+B x^{\prime}$
- Fig. 1-25 Example of a sequential circuit

- State Table
- Present state, input, next state, output 표현

| Prese | State | Input |  |  | Input |  | Next | State | Output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | x | Ax | Bx | $\mathrm{D}_{\text {A }}$ | $\mathrm{D}_{\mathrm{B}}$ | A | B | y |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |

- Design Example: Binary Counter
- $x=1: 00,01,10,11$, 00, 01, ....
$x=0$ : no change
- State Diagram:

4 state(00, 01, 10, 11)


## - State Diagram

- Graphical representation of state table
- Circle(state), Line(transition), I/O(input/output)

- Excitation Table(2 bit counter = $2 \mathrm{~F} / \mathrm{F}$ )

| Present State | Input | Next State |  | $F / F$ Input |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A$ | B | x | A | B | $J_{A}$ | $\mathrm{~K}_{\mathrm{A}}$ | $J_{\mathrm{B}}$ | $\mathrm{K}_{\mathrm{B}}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | x | 0 | x |
| 0 | 0 | 1 | 0 | 1 | 0 | x | 1 | x |
| 0 | 1 | 0 | 0 | 1 | 0 | x | x | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | x | x | 1 |
| 1 | 0 | 0 | 1 | 0 | x | 0 | 0 | x |
| 1 | 0 | 1 | 1 | 1 | x | 0 | 1 | x |
| 1 | 1 | 0 | 1 | 1 | x | 0 | x | 0 |
| 1 | 1 | 1 | 0 | 0 | x | 1 | x | 1 |

- Map for simplification
- Input variable: A, B, x

$J_{A}=B x$




## - Logic Diagram



1. The Problem is stated
2. I/O variables are assigned
3. Truth table(I/O relation)
4. Simplified Boolean Function
5. Logic circuit diagram

- Sequential Circuit Design Procedure
- 1-5 절 참고(Combinational Circuit Design)
- Sequential Circuit은 절차 3에서 State diagram및 State table 이용
- \# of rows : $2^{m+n}$ ( $m$ - State 수, n - Input 수)

