1. **Realization of gates using Universal gates**

**Aim:** To realize all logic gates using NAND and NOR gates.

**Apparatus:**

<table>
<thead>
<tr>
<th>S. No</th>
<th>Description of Item</th>
<th>Quantity</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>IC 7400</td>
<td>01</td>
</tr>
<tr>
<td>2.</td>
<td>IC 7402</td>
<td>01</td>
</tr>
<tr>
<td>3.</td>
<td>Digital Trainer Kit</td>
<td>01</td>
</tr>
<tr>
<td>4.</td>
<td>Bread Board</td>
<td>01</td>
</tr>
</tbody>
</table>

**Circuit Diagram:**

I. **Implementation using NAND gate:**

(a) NOT gate: \( Y = A' \)

\[
\begin{array}{c|c}
A & Y \\
\hline
0 & 1 \\
1 & 0 \\
\end{array}
\]

(b) AND gate: \( Y = A \cdot B \)

\[
\begin{array}{c|c|c}
A & B & Y \\
\hline
0 & 0 & 0 \\
0 & 1 & 0 \\
1 & 0 & 0 \\
1 & 1 & 1 \\end{array}
\]

(c) OR gate: \( Y = A + B \)

\[
\begin{array}{c|c|c}
A & B & Y \\
\hline
0 & 0 & 0 \\
0 & 1 & 1 \\
1 & 0 & 1 \\
1 & 1 & 1 \\
\end{array}
\]

(d) NOR gate: \( Y = (A + B)' \)

\[
\begin{array}{c|c|c}
A & B & Y \\
\hline
0 & 0 & 1 \\
0 & 1 & 0 \\
1 & 0 & 0 \\
1 & 1 & 0 \\
\end{array}
\]
(e) Ex-OR gate: \( Y = A \oplus B \)

\[
\begin{array}{ccc}
A & B & Y \\
0 & 0 & 0 \\
0 & 1 & 1 \\
1 & 0 & 1 \\
1 & 1 & 0 \\
\end{array}
\]

II. Implementation using NOR gate:

(a) NOT gate: \( Y = A' \)

\[
\begin{array}{cc}
A \\
0 \\
1 \\
\end{array}
\]

(b) AND gate: \( Y = A \cdot B \)

\[
\begin{array}{ccc}
A & B & Y \\
0 & 0 & 0 \\
0 & 1 & 0 \\
1 & 0 & 0 \\
1 & 1 & 1 \\
\end{array}
\]

(c) OR gate: \( Y = A + B \)

\[
\begin{array}{ccc}
A & B & Y \\
0 & 0 & 0 \\
0 & 1 & 1 \\
1 & 0 & 1 \\
1 & 1 & 1 \\
\end{array}
\]

(d) NAND gate: \( Y = (AB)' \)

\[
\begin{array}{ccc}
A & B & Y \\
0 & 0 & 1 \\
0 & 1 & 1 \\
1 & 0 & 1 \\
1 & 1 & 0 \\
\end{array}
\]

(e) Ex-NOR gate: \( Y = A \odot B = (A \oplus B)' \)

\[
\begin{array}{ccc}
A & B & Y \\
0 & 0 & 1 \\
0 & 1 & 1 \\
1 & 0 & 1 \\
1 & 1 & 0 \\
\end{array}
\]
Procedure:

a) Connections are made as per the circuit diagram I & II.

b) By applying the inputs, the outputs are observed and the operation is verified with the help of truth table.

Precautions:

1. Connections must be tight on the bread board.
2. Identify the pins of the IC properly.
3. Take care while removing and inserting the IC on bread board.

Result:
2. Design of Combinational Logic Circuits

Aim: To design and implement combinational logic circuits like half-adder, full-adder and half-subtractor using NAND gates.

Apparatus:

<table>
<thead>
<tr>
<th>S. No</th>
<th>Description of Item</th>
<th>Quantity</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>IC 7400</td>
<td>03</td>
</tr>
<tr>
<td>2.</td>
<td>Digital Trainer Kit</td>
<td>01</td>
</tr>
<tr>
<td>3.</td>
<td>Bread Board</td>
<td>01</td>
</tr>
</tbody>
</table>

Design procedure:

The design of combinational circuits starts from verbal outline of the problem and ends in a logic circuit diagram, or a set of Boolean functions from which the logic diagram can be easily obtained.

The different steps involved in the design of a combinational logic circuit are as follows:

1. Statement of the problem.
2. Identification of input and output variables.
3. Expressing the relationship between the input and output variables.
4. Construction of a truth table to meet input–output requirements.
5. Writing Boolean expressions for various output variables in terms of input variables.
6. Minimization of Boolean expressions.

Half-Adder:

A half adder is a combinational logic circuit that performs the arithmetic addition of two bits. Such a circuit thus has two inputs that represent the two bits to be added and two outputs, with one producing the SUM output and the other producing the CARRY.

Truth table:

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>S</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
The Boolean expressions for the SUM and CARRY outputs are given by the equations

\[ S = A'B + AB' = A \oplus B \]
\[ C = A \cdot B \]

Half-Adder using NAND gates

**Full-Adder:**

A full adder circuit is an arithmetic circuit block that can be used to add three bits to produce a SUM and a CARRY output. Two of the input variables \( X \) and \( Y \) represent the two significant bits to be added and the third input \( Z \) represents the carry from the previous lower significant position.

<table>
<thead>
<tr>
<th>X</th>
<th>Y</th>
<th>Z</th>
<th>S</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

For Sum S: \( S = \Sigma m(1, 2, 4, 7) \)

For Carry C: \( C = \Sigma m(3, 5, 6, 7) \)
To implement a full adder using two half adders, the following expressions are used:

\[ S = X'Y'Z + X'YZ' + XY'Z' + XYZ \]

\[ C = XY + YZ + XZ \]

\[ S = X'Y'Z + X'YZ' + XY'Z' + XYZ = Z'(X'Y + XY') + Z(XY + X'Y') = X \oplus Y \oplus Z \]

\[ C = X'YZ + XY'Z + XYZ' + XYZ = Z(X'Y + XY') + XY(Z + Z') = XY + Z(X \oplus Y) \]

**Half-Subtractor:**

A Half-Subtractor is a combinational circuit that can be used to subtract one binary digit from another to produce a DIFFERENCE output and a BORROW output. The BORROW output here specifies whether a ‘1’ has been borrowed to perform the subtraction.

<table>
<thead>
<tr>
<th>X</th>
<th>Y</th>
<th>D</th>
<th>B</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

\[ D = X'Y + XY' = X \oplus Y \]

\[ B = X'Y \]
**Basics of Digital Systems Lab**

**Half-Subtractor using NAND gates**

**Procedure:**

a) Connections are made as per the circuit diagrams shown.

b) By applying the inputs, the outputs are observed and the operation of logic circuits are verified with the help of truth table.

**Precautions:**

1. Connections must be tight on the bread board.
2. Identify the pins of the IC properly.
3. Take care while removing and inserting the IC on bread board.

**Result:**
3. Design of Magnitude Comparator

Aim: To design and implement one bit magnitude comparator using gates and 4 bit comparator using IC 7485.

Apparatus:

<table>
<thead>
<tr>
<th>S. No</th>
<th>Description of Item</th>
<th>Quantity</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>IC 7402, 7404, 7408, 7485</td>
<td>01 Each</td>
</tr>
<tr>
<td>2.</td>
<td>Digital Trainer Kit</td>
<td>01</td>
</tr>
<tr>
<td>3.</td>
<td>Bread Board</td>
<td>01</td>
</tr>
</tbody>
</table>

Design Procedure:

The comparison of two numbers is an operation that determines if one number is greater than, less than, or equal to the other number. A magnitude comparator is a combinational circuit that compares two numbers, \( A \) and \( B \), and determines their relative magnitudes. The outcome of the comparison is specified by three binary variables that indicate whether \( A > B \), \( A = B \), or \( A < B \).

a) One Bit Magnitude Comparator:

The 1-bit comparator compares two 1 bit numbers and gives an output based on the magnitude of two bits. The truth table for the circuit is as shown:

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>( A &gt; B )</th>
<th>( A = B )</th>
<th>( A &lt; B )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

\((A > B) = AB'\); \((A = B) = A'B' + AB = (A'B + AB')'\); \((A < B) = A'B\)

Fig. 1: One-bit Comparator
b) 4 Bit Magnitude Comparator using 7485:

The 7485 is a high speed, expandable 4-bit magnitude comparator which compares two 4-bit words and generates three outputs: \((A>B)\), \((A=B)\) and \((A<B)\). Three cascading inputs allow serial expansion over any word length without external gates.

\[
A = A_3A_2A_1A_0 \\
B = B_3B_2B_1B_0
\]

For 4-bit comparison, the cascading inputs

\[
(A > B) = 0 \\
(A = B) = 1 \\
(A < B) = 0
\]

![Diagram of 4-bit Comparator](image)

Fig. 2: 4-bit Comparator

Procedure:

One-bit Comparator:

1. Connections are made as per the Fig. 1.
2. By applying the inputs \(A\) & \(B\), the output magnitude is determined and the truth table is verified.

4-bit Comparator:

1. Connections are made as per the Fig. 2 using IC 7485.
2. Apply the comparing inputs and the output is observed for various cascading inputs and the operation is verified with the help of truth table.

KL University, Guntur
**Function Table of 7485:**

<table>
<thead>
<tr>
<th>Comparing Inputs</th>
<th>Cascading Inputs</th>
<th>Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>A3, B3</td>
<td>A2, B2</td>
<td>A1, B1</td>
</tr>
<tr>
<td>A3 &gt; B3</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>A3 &lt; B3</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 &gt; B2</td>
<td>X</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 &lt; B2</td>
<td>X</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
<td>A1 &gt; B1</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
<td>A1 &lt; B1</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
<td>A1 = B1</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
<td>A1 = B1</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
<td>A1 = B1</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
<td>A1 = B1</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
<td>A1 = B1</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
<td>A1 = B1</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
<td>A1 = B1</td>
</tr>
<tr>
<td>A3 = B3</td>
<td>A2 = B2</td>
<td>A1 = B1</td>
</tr>
</tbody>
</table>

**Precautions:**

1. Connections must be tight on the bread board.
2. Identify the pins of the IC properly.
3. Take care while removing and inserting the IC on bread board.

**Result:**

4. Design of Multiplexer and Demultiplexer

KL University, Guntur
**Aim:** To design and implement $4 \times 1$ Multiplexer and $1 \times 4$ Demultiplexer using gates.

**Apparatus:**

<table>
<thead>
<tr>
<th>S. No</th>
<th>Description of Item</th>
<th>Quantity</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>IC 7404, 7410, 7420</td>
<td>01 Each</td>
</tr>
<tr>
<td>2.</td>
<td>Digital Trainer Kit</td>
<td>01</td>
</tr>
<tr>
<td>3.</td>
<td>Bread Board</td>
<td>01</td>
</tr>
</tbody>
</table>

**Design Procedure:**

A multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of a particular input line is controlled by a set of selection lines. In general, there are $2^n$ input lines and $n$ selection lines whose bit combinations determine which input is selected.

**$4 \times 1$ Multiplexer:**

There are 4 input lines $I_0, I_1, I_2, I_3$ and 2 select inputs $S_0$ and $S_1$.

<table>
<thead>
<tr>
<th>$S_1$</th>
<th>$S_0$</th>
<th>$Y$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>$I_0$</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>$I_1$</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>$I_2$</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>$I_3$</td>
</tr>
</tbody>
</table>

$$Y = I_0S_1'S_0' + I_1S_1'S_0 + I_2S_1S_0' + I_3S_1S_0$$

**Demultiplexer:**

A demultiplexer is a circuit that receives information on a single line and transmits this information on one of $2^n$ possible output lines. The selection of a specific output line is controlled by the bit values of $n$ selection lines.

**$1 \times 4$ Demultiplexer:**

KL University, Guntur
Circuit Diagram:

\[ D_0 = (S_1'S_0E)' \quad D_1 = (S_1'S_0E)' \quad D_2 = (S_1S_0E)' \quad D_3 = (S_1S_0E)' \]

Fig. 1: 4x1 Multiplexer
Procedure:

4 × 1 Multiplexer:

1. Connections are made as per the circuit diagram 1.
2. By varying the select inputs $S_1$ & $S_0$, any one of the 4 inputs can be selected on the output and the truth table is verified.

1 × 4 Demultiplexer:

1. Connections are made as per the Fig. 2.
2. By varying the select inputs $S_1$ & $S_0$, the information on the single input $E$ is transmitted to any one of 4 output lines and the truth table is verified.

Precautions:

1. Connections must be tight on the bread board.
2. Identify the pins of the IC properly.
3. Take care while removing and inserting the IC on bread board.

Result:
5. BCD to 7 Segment Decoder with Common anode display

Aim: To realize the operation of BCD to 7 segment decoder using IC 7447 and common anode display.

Apparatus:

<table>
<thead>
<tr>
<th>S. No</th>
<th>Description of Item</th>
<th>Quantity</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>IC 7447, 7490, FND 542</td>
<td>01 Each</td>
</tr>
<tr>
<td>2.</td>
<td>Digital Trainer Kit</td>
<td>01</td>
</tr>
<tr>
<td>3.</td>
<td>Bread Board</td>
<td>01</td>
</tr>
</tbody>
</table>

Circuit Diagram:

IC 7490:

The 74LS90 is a 4-bit, ripple-type decade counter. The device consists of four master-slave flip-flops internally connected to provide a divide-by-two section and a divide-by-five section. The device can be operated in various counting modes like BCD counter, divide-by-five counter, divide-by-two counter and biquinary divide-by-ten counter.
In a BCD Counter, the $\overline{CP_1}$ input must be externally connected with the $Q_0$ output. The $\overline{CP_0}$ input receives the incoming count producing a BCD count sequence. Set $MR_1 = MR_2 = MS_1 = MS_2 = \text{Logic 0}$.

IC 7447:

IC 7447 is a BCD to 7 segment decoder with active low outputs. It accepts the BCD code and provides outputs to energize seven segment display devices in order to produce a decimal read out.

$L\overline{T}$ stands for Lamp Test. When $L\overline{T}$ is low all the segments on the 7-segment display are lit regardless of $A_3A_2A_1A_0$.

$B\overline{I}$ stands for Blanking Input. When $B\overline{I}$ is low the display is blank so all the segments on the 7segment display are off regardless of $A_3A_2A_1A_0$.

$R\overline{BI}$ stands for Ripple Blanking Input. When $R\overline{BI}$ is low and $A_3A_2A_1A_0 = 0000$ the display is blank otherwise the number is displayed on the display. This is used to remove leading zeroes from a number (e.g. display 89 instead of 089). To use with more than one display connect (Ripple Blanking Output) from most significant 7447 to the next 7447.

For normal operation, $L\overline{T} = B\overline{I} = R\overline{BI} = \text{logic 0}$.
Procedure:

1. Connections are made as per the circuit diagram shown.
2. BCD inputs are applied to 7 segment decoder using IC 7490, which is a ripple counter.
3. Apply $\overline{L} = \overline{B} = \overline{R} \overline{B} = logic \ 0$ to IC 7447.
4. For each clock pulse BCD number will be generated using 7490 and the ten corresponding decimal digits can be displayed in common anode display.

Precautions:

1. Connections must be tight on the bread board.
2. Identify the pins of the IC properly.
3. Take care while removing and inserting the IC on bread board.

Result:
6. Realization of Flip-flops using Gates

Aim: To realize the flip-flops like SR, JK, D and T Flip-flops using gates.

Apparatus:

<table>
<thead>
<tr>
<th>S. No</th>
<th>Description of Item</th>
<th>Quantity</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>IC 7400, 7404, 7410</td>
<td>01 Each</td>
</tr>
<tr>
<td>2.</td>
<td>Digital Trainer Kit</td>
<td>01</td>
</tr>
<tr>
<td>3.</td>
<td>Bread Board</td>
<td>01</td>
</tr>
</tbody>
</table>

Circuit Diagram:

Clocked SR Flip-flop:

Truth table:

<table>
<thead>
<tr>
<th>Clk</th>
<th>S</th>
<th>R</th>
<th>$Q_{n+1}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>X</td>
<td>$Q_n$</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>$Q_n$</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Indeterminate State</td>
</tr>
</tbody>
</table>

JK Flip-flop:
Truth table:

<table>
<thead>
<tr>
<th>Clk</th>
<th>Pr</th>
<th>Cr</th>
<th>J</th>
<th>K</th>
<th>$Q_{n+1}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>0</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td>1</td>
</tr>
<tr>
<td>X</td>
<td>1</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td>$Q_n$</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>$Q_n$</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>$Q'_n$</td>
</tr>
</tbody>
</table>

Procedure:

1. Connections are made as per the circuit diagram.
2. By applying inputs, the outputs are verified with the help of truth table.

Precautions:

1. Connections must be tight on the bread board.
2. Identify the pins of the IC properly.
3. Take care while removing and inserting the IC on bread board.

Result:
7. Design of Ripple Counters

Aim: To design and verify the operation BCD ripple counter using JK flip-flops.

Apparatus:

<table>
<thead>
<tr>
<th>S. No</th>
<th>Description of Item</th>
<th>Quantity</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>IC 7400</td>
<td>01</td>
</tr>
<tr>
<td>2.</td>
<td>IC 7476</td>
<td>02</td>
</tr>
<tr>
<td>3.</td>
<td>Digital Trainer Kit</td>
<td>01</td>
</tr>
<tr>
<td>4.</td>
<td>Bread Board</td>
<td>01</td>
</tr>
</tbody>
</table>

Design Procedure:

In ripple counter, the flip-flops within the counter are not made to change the states at exactly the same time, i.e., they are not clocked simultaneously. In a ripple counter, also called an asynchronous counter or a serial counter, the clock input is applied only to the first flip-flop, also called the input flip-flop, in the cascaded arrangement. The clock input to any subsequent flip-flop comes from the output of its immediately preceding flip-flop.

Modulus of the counter:

The number of states through which the counter passes before returning to the starting state is called the modulus of the counter. The condition to determine the number of flip-flops is

\[ \text{MOD number } N \leq 2^n \]

BCD Ripple Counter: It is also known as MOD 10 ripple counter or Decade Ripple counter.
Connect $Q_3$ & $Q_1$ to a NAND gate and the output of the gate to clear input of the flip-flops. Hence after state 1001, when the circuit enters into state 1010, the NAND output becomes 0 and hence the flip-flops will be in reset state, 0000 and the count continues.

**Circuit Diagram:**

![](image)

**Procedure:**

1. Connections are made as per the circuit diagram.

2. Set preset = 1, $J = K = 1$ for all the flip-flops and apply clock signal manually to the least significant flip-flop.

3. Connect $Q_3$ & $Q_1$ to a NAND gate and the output of the gate to clear input of the flip-flops.

4. The flip-flops will change their state for each clock pulse and ten states are observed before it returns to the initial state.

**Precautions:**

1. Connections must be tight on the bread board.

2. Identify the pins of the IC properly.

3. Take care while removing and inserting the IC on bread board.

**Result:**
8. Design of Synchronous Counters

**Aim:** To design a counter using JK flip-flops for the following binary sequence: 0, 4, 2, 1, 6 and repeat.

**Apparatus:**

<table>
<thead>
<tr>
<th>S. No</th>
<th>Description of Item</th>
<th>Quantity</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>IC 7408, 7432</td>
<td>01 Each</td>
</tr>
<tr>
<td>2.</td>
<td>IC 7476</td>
<td>02</td>
</tr>
<tr>
<td>3.</td>
<td>Digital Trainer Kit</td>
<td>01</td>
</tr>
<tr>
<td>4.</td>
<td>Bread Board</td>
<td>01</td>
</tr>
</tbody>
</table>

**Design Procedure:**

In a *synchronous counter*, also known as a *parallel counter*, all the flip-flops in the counter change state at the same time in synchronism with the input clock signal. The clock signal in this case is simultaneously applied to the clock inputs of all the flip-flops.

**Circuit Excitation and output table:**

<table>
<thead>
<tr>
<th>Present State (PS)</th>
<th>Next State (NS)</th>
<th>Flip-flop Input functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>$Q_2$</td>
<td>$Q_1$</td>
<td>$Q_0$</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
By using K-maps, we get.

\[ J_0 = Q_2'Q_1', \ K_0 = 1 ; J_1 = Q_2 + Q_0, \ K_1 = 1 ; J_2 = Q_1', \ K_2 = 1 ; \]

Procedure:

1. Connections are made as per the circuit diagram.
2. Set \( \text{preset} = \text{clear} = 1, \ J = K = 1 \) for all the flip-flops and apply clock signal manually to all the flip-flops simultaneously.
3. The flip-flops will change their state for each clock pulse and the required states are observed before the counter returns to the initial state.

Precautions:

1. Connections must be tight on the bread board.
2. Identify the pins of the IC properly.
3. Take care while removing and inserting the IC on bread board.

Result:
9. Shift Registers, Ring & Johnson Counter

Aim: To verify the operation of SISO shift register and Ring & Johnson counters using D flip-flops.

Apparatus:

<table>
<thead>
<tr>
<th>S. No</th>
<th>Description of Item</th>
<th>Quantity</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>IC 7408, 7432</td>
<td>01 Each</td>
</tr>
<tr>
<td>2.</td>
<td>IC 7476</td>
<td>02</td>
</tr>
<tr>
<td>3.</td>
<td>Digital Trainer Kit</td>
<td>01</td>
</tr>
<tr>
<td>4.</td>
<td>Bread Board</td>
<td>01</td>
</tr>
</tbody>
</table>

Circuit Diagrams:

a) 4 bit SISO shift Register:

b) 4 bit Ring Counter:

Ring Counter States:

<table>
<thead>
<tr>
<th>$Q_0$</th>
<th>$Q_1$</th>
<th>$Q_2$</th>
<th>$Q_3$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

KL University, Guntur
c) 4 bit Johnson Counter:

![Johnson Counter Circuit Diagram]

**Johnson Counter States:**

<table>
<thead>
<tr>
<th>$Q_0$</th>
<th>$Q_1$</th>
<th>$Q_2$</th>
<th>$Q_3$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

**Procedure:**

**4 bit SISO shift register:**

1. Connections are made as per the circuit diagram (a).
2. Set preset = clear = 1 for all the flip-flops and apply clock signal manually to all the flip-flops simultaneously.
3. Apply the data to the left-most flip-flop and for every clock pulse, data input will shift towards right side.

**4 bit Ring Counter:**

1. Connections are made as per the circuit diagram (b).
2. Set preset = clear = 1 for all the flip-flops and apply clock signal manually to all the flip-flops simultaneously.

3. Apply logic 1 as input at the beginning and the ring counter will change its state for every clock pulse and after 4 states, the cycle repeats.

4 bit Johnson Counter:

1. Connections are made as per the circuit diagram (c).

2. Set preset = clear = 1 for all the flip-flops and apply clock signal manually to all the flip-flops simultaneously.

3. The Johnson counter will change its state for every clock pulse and after 8 states, the cycle repeats and the truth table is verified.

Precautions:

1. Connections must be tight on the bread board.

2. Identify the pins of the IC properly.

3. Take care while removing and inserting the IC on bread board.

Result:
10. Design of Two digit display using IC 7490

**Aim:** To design and verify the operation of BCD to 7 segment decoder using IC 7447 and common anode display.

**Apparatus:**

<table>
<thead>
<tr>
<th>S. No</th>
<th>Description of Item</th>
<th>Quantity</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>IC 7447, 7490, FND 542</td>
<td>02 Each</td>
</tr>
<tr>
<td>2.</td>
<td>Digital Trainer Kit</td>
<td>01</td>
</tr>
<tr>
<td>3.</td>
<td>Bread Board</td>
<td>01</td>
</tr>
</tbody>
</table>

**Circuit Diagram:**

![Circuit Diagram](image)

**Procedure:**

1. Connections are made as per the circuit diagram shown.
2. Numbers from 00 to 99 can be observed using the above arrangement for every one clock pulse.

**Precautions:**

KL University, Guntur
1. Connections must be tight on the bread board.
2. Identify the pins of the IC properly.
3. Take care while removing and inserting the IC on bread board.

Result: